The MAX3420E contains the digital logic and analog circuitry necessary to implement a full-speed USB peripheral compliant to USB specification rev 2.0. A built-in full-speed transceiver features ±15kV ...
Master/Slave with not only single and dual but most of all quad SPI Bus support, is the newest IP Core introduced by Digital Core Design. The DQSPI system is flexible enough to interface directly with ...
In the last video I demonstrated a Universal Active Filter that I could adjust with a dual-gang potentiometer, here I replace the potentiometer with a processor controlled solid-state potentiometer.
The Serial Peripheral Interface (SPI) interface was initially standardized by Motorola in 1979 for short-distance communication in embedded systems. In its most common four-wire configuration, ...
September 20th, 2005 – The Intellectual Property (IP) provider - Digital Core Design (DCD) today has announced the release of the DSPI_FIFO and DSPIS IP Cores. The DSPI_FIFO and DSPIS IP Cores ...
Local Interconnect Network (LIN) automotive bus systems are mainly placed in the body domain and we experience a constantly increasing number of nodes in the car. This article introduces the concept ...
When looking at protocol information on a bus, an oscilloscope may not be the first instrument to come to mind�until now. As most engineers know, digital oscilloscopes are an indispensable ...
The first such complete core is ideal for protected sensor/processor communication and joins CAST’s industry-leading set of ISO 26262 and other automotive cores Woodcliff Lake, New Jersey — November ...
Check out LIN and I2C for low speed networking needs. They are often better alternatives than SPI or CAN for many applications. The serial peripheral interface (SPI) and universal asynchronous ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results